

Welcome to the 12th
International Conference on
Nitride Semiconductors
July 24th - 28th 2017
Strasbourg, France




C4.5

**Low vertical leakage current of $0.07 \mu\text{m}/\text{mm}^2$ at 600 V
without intentional doping for 7 μm -thick GaN-on-Si**

ALLOS Semiconductors GmbH
Atsushi Nishikawa

ALLOS' GaN-on-Si epi-technology is available for all major market segments

HPE



GaN-on-Si enables more efficient high power electronic (HPE) devices out of silicon lines

RF




GaN-on-Si provides higher performance and lower cost for RF devices

LED



GaN-on-Si is a niche today but very high cost saving potential remains attractive for the future

Micro LED



Only GaN-on-Si can deliver the super-uniform, CMOS-compatible large epi-wafers needed for micro LEDs

AlGaIn/GaN HEMT on Si for high power electronics application is the main focus on this presentation

Common believes about GaN-on-Si power electronics

“You need carbon doping to achieve the required leakage current”

“Interlayers are bad for leakage current control”


“The choice of the right reactor is decisive for the material and electrical properties you can achieve”

How to suppress the vertical leakage current?

Causes for leakage

Typical measures to suppress leakage

Typical I-V curve for vertical leakage measurement



Measure	Mainstream approach	ALLOS' approach
Crystal quality improvement (E_c)	Usually not sufficient	Very good results
GaN thickness increases	Often causes cracks, bow, breakage	Very good results
Layer stack design	Individual technology tactics	Very good results
Trap carriers (e. g. C-doping)	Works, but what about side-effects?	Not used in this work

Common believes

"You need carbon doping"

"Interlayers are bad for leakage"


Shown in this presentation

No – you can have very high isolation based on high-crystal quality and thick GaN.

The opposite is true: Intelligently designed interlayers suppress the carrier multiplication process in the structure


MOCVD growth method and structure for this work

- Industry standard multi-wafer MOCVD reactors were used (Veeco K465i, AIXTRON G5)
- Substrate: 150 mm p-type Si (111)
- Impurity concentration in GaN measured by SIMS:
 - C: $\sim 7 \times 10^{16} \text{ cm}^{-3}$
 - O: $\sim 7 \times 10^{16} \text{ cm}^{-3}$
 - H: $< 1 \times 10^{18} \text{ cm}^{-3}$ (below detection limit)




Interlayer growth control is key feature for low leakage

For example pit in interlayer (**not good**)



High quality interlayer (**good**)



Important how to design and grow interlayer

Optimized interlayer position reduces the vertical leakage current @ 600 V by one order of magnitude

Interlayer 


Sample A

One thick top




Sample B

Two thick bottom



Sample C

Two thick top




Sample D

Same thickness



I-V curves for vertical leakage measurement in log-log plot



Optimized interlayer position reduces the vertical leakage current @ 600 V by one order of magnitude

Interlayer 


Sample A

One thick top




Sample B

Two thick bottom




Sample C

Two thick top




Sample D

Same thickness



I-V curves for vertical leakage measurement in log-log plot



Leakage reduction is not caused by crystal quality which is similar for all interlayer positions

Interlayer 

Sample A

One thick top




Sample B

Two thick bottom




Sample C

Two thick top



Sample D

Same thickness



Further crystal quality improvement is achieved by further increasing GaN thickness from 6 to 7 μm

Interlayer 


Sample B

6 μm




Sample E

7 μm





Sample F

7 μm +1 IL



Sample G

7 μm +2 ILs



Thicker GaN layer with higher quality and additional interlayers suppress vertical leakage further

Interlayer 


Sample B

6 μm




Sample E

7 μm





Sample F

7 μm +1 IL



Sample G

7 μm +2 ILs



Thicker GaN layer with higher quality and additional interlayers suppress vertical leakage further

Interlayer 


Sample B

6 μm




Sample E

7 μm




Sample F

7 μm +1 IL




Sample G

7 μm +2 ILs



High crystal quality and low vertical leakage also improve lateral leakage to $0.005 \mu\text{A}/\text{mm}$ @ 600 V



Common believes

“You need carbon doping”

“Interlayers are bad for leakage”

„The choice of the right reactor is decisive”

Shown in this presentation


No – you can have very high isolation based on high-crystal quality and thick GaN.

The opposite is true: Intelligently designed interlayers suppress the carrier multiplication process in the structure

Good hardware matters, however, the same structure with similar material and electrical properties can be grown on different reactors

ALLOS can grow the same structure on different reactors with similar results

	Reactor A	Reactor B
Average XRD (002)	316 arcsec	348 arcsec
Average XRD (102)	413 arcsec	416 arcsec
Thickness uniformity	1.11%	1.32%
Mobility	1950 cm ² /Vs	2000 cm ² /Vs



Conclusion: Very low leakage current of $0.07 \mu\text{A}/\text{mm}^2$ at 600 V was achieved without doping

You don't need doping to get high isolation

Intelligently designed interlayers suppress leakage

The same structure can be grown on different reactors

- Very high-crystal quality GaN (316 and 413 arcsecs for (002) and (102) XRD respectively)
- 7 μm thickness
- No intentional carbon or other doping in GaN
- It is important how to design and grow interlayers
- Electrical performance can be optimized by position and amount of interlayers
- Similar material and electrical properties achieved on different reactors
- Low leakage current results from ALLOS' structure independent of the reactor

Thank you very much for your attention!

I am happy to take any questions now or after the session and please contact me for any enquiries you may have:

Atsushi Nishikawa

AN@allos-semiconductors.com

... and do not forget to let me know if you want to receive your public copy of the presentation