Welcome to the 12th International Conference on Nitride Semiconductors July 24th - 28th 2017 Strasbourg, France



C4.5

Low vertical leakage current of 0.07 μ m/mm² at 600 V without intentional doping for 7 μ m-thick GaN-on-Si

ALLOS Semiconductors GmbH Atsushi Nishikawa



ALLOS' GaN-on-Si epi-technology is available for all major market segments



AlGaN/GaN HEMT on Si for high power electronics application is the main focus on this presentation



Common believes about GaN-on-Si power electronics

"You need carbon doping to achieve the required leakage current"

"Interlayers are bad for leakage current control"

"The choice of the right reactor is decisive for the material and electrical properties you can achieve"



How to suppress the vertical leakage current?

Causes for leakage

Typical measures to suppress leakage



Measure	Mainstream approach	ALLOS' approach
Crystal quality improvement (Ec)	Usually not sufficient	Very good results
GaN thickness increases	Often causes cracks, bow, breakage	Very good results
Layer stack design	Individual technology tactics	Very good results
Trap carriers (e.g.C-doping)	Works, but what about side-effects?	Not used in this work



Shown in this presentation

No – you can have very high isolation based on high-crystal quality and thick GaN.

The opposite is true: Intelligently designed interlayers suppress the carrier multiplication process in the structure



MOCVD growth method and structure for this work

- Industry standard multi-wafer MOCVD reactors were used (Veeco K465i, AIXTRON G5)
- Substrate: 150 mm p-type Si (111)
- Impurity concentration in GaN measured by SIMS:
 - C: ~ 7x10¹⁶ cm⁻³
 - 0: ~ 7x10¹⁶ cm⁻³
 - H: < 1x10¹⁸ cm⁻³ (below detection limit)

HEMT structure





Interlayer growth control is key feature for low leakage

For example pit in interlayer (not good)

High quality interlayer (good)



Important how to design and grow interlayer



Optimized interlayer position reduces the vertical leakage current @ 600 V by one order of magnitude



Optimized interlayer position reduces the vertical leakage current @ 600 V by one order of magnitude



ALLOS Semiconductors

Leakage reduction is not caused by crystal quality which is similar for all interlayer positions



ALLOS Semiconductors

Copyright ALLOS Semiconductors 2017 – Not public - Personal copy

ICNS-12 Strasbourg | 10

Further crystal quality improvement is achieved by further increasing GaN thickness from 6 to 7 μ m



ALLOS Semiconductors

Thicker GaN layer with higher quality and additional interlayers suppress vertical leakage further



ALLOS Semiconductors

Thicker GaN layer with higher quality and additional interlayers suppress vertical leakage further



High crystal quality and low vertical leakage also improve lateral leakage to 0.005 μ A/mm @ 600 V







Shown in this presentation

No – you can have very high isolation based on high-crystal quality and thick GaN.

The opposite is true: Intelligently designed interlayers suppress the carrier multiplication process in the structure

Good hardware matters, however, the same structure with similar material and electrical properties can be grown on different reactors

ALLOS Semiconductors

ALLOS can grow the same structure on different reactors with similar results





Conclusion: Very low leakage current of 0.07 μA/mm² at 600 V was achieved without doping

You don't need doping to get high isolation

Intelligently designed interlayers suppress leakage

The same structure can be grown on different reactors

- Very high-crystal quality GaN (316 and 413 arcsecs for (002) and (102) XRD respectively)
- 7 μm thickness
- No intentional carbon or other doping in GaN
- It is important how to design and grow interlayers
- Electrical performance can be optimized by position and amount of interlayers
- Similar material and electrical properties achieved on different reactors
- Low leakage current results from ALLOS' structure independent of the reactor

Thank you very much for your attention!

I am happy to take any questions now or after the session and please contact me for any enquiries you may have:

Atsushi Nishikawa AN@allos-semiconductors.com

... and do not forget to let me know if you want to receive your public copy of the presentation

