



ALLOS
Semiconductors

How can GaN-on-Si compete
with SiC in the market for
1200 Volt devices?

Burkhard Slischka
10th April 2018, Brussels

CSindustry
awards
W I N N E R

CSINTERNATIONAL
CONFERENCE

Legal notice

We are happy to share our data and opinion as expressed in this presentation with anybody. In return we would like to ask you to respect the following rules:

1. Please be aware that this presentation and all its content remains property of ALLOS Semiconductors GmbH, Dresden, Germany
2. You are allowed and invited to share this presentation, as long as its content is not changed
3. You are free to quote parts of the presentation as long as you cite the source and ALLOS' copyright
4. Respect third party copyrights


If you need a better resolution of graphs etc., feel free to inquire with us.

We would appreciate if you share your feedback, comments or questions with us.

The team of ALLOS Semiconductors

ALLOS' business is to develop and license GaN-on-Si epiwafer technology for three fast-growing markets

High power electronics (HPE)




GaN-on-Si enables more energy-efficient, less complex and smaller high power electronic (HPE) devices from existing silicon lines

Radio frequency (RF)




GaN-on-Si provides higher performance, smaller, more energy efficient and lower cost RF devices, for 5G base-stations, smart-phones, CATV, IoT and other RF applications

Micro LED / LED



Only GaN-on-Si allows super-uniform, large diameter, CMOS-compatible “1-bin” epiwafers needed for large-scale micro LED display production

ALLOS* is a leader in GaN-on-Si with a 15 years track-record



* ALLOS and predecessor-company AZZURRO


ALLOS' value proposition is to license and transfer turn-key GaN-on-Si epiwafer technology and IP

3 years

Develop GaN-on-Si epitaxy technology by yourself

12 weeks

Work with ALLOS



time to market

A. Why is GaN-on-Si limited to 600 V today?

B. What can be achieved with ALLOS' technology?

C. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?

Overall material properties of GaN are superior to SiC and therefore in theory GaN-on-Si should be better in both performance and cost

Material properties

Parameter	Si	GaAs	4H-SiC	GaN
Bandgap energy (eV)	1.12	1.43	3.26	3.39
E_c (critical electric field MV/cm)	0.3	0.4	2.5	3.3
Electron mobility (cm ² /Vs)	1400	8500	~1020 ⁽¹⁾	~2000⁽²⁾
Thermal conductivity (W/cmK)	1.5	0.5	4.9	2.0
Baliga's FOM = $e\mu E_c^3$	1	16	340	653

Theoretically possible device performance

GaN > SiC > Si

Device cost

GaN-on-Si < SiC < GaN-on-GaN

(1) Mobility depends on SiC orientation

(2) For lateral devices in 2DEG

Today's insufficient levels of isolation limit GaN-on-Si to applications of 600 V and below

Material properties

Parameter	Si	GaAs	4H-SiC	GaN
Bandgap energy (eV)	1.12	1.43	3.26	3.39
E_c (critical electric field MV/cm)	0.3	0.4	2.5	3.3
Electron mobility (cm ² /Vs)	1400	8500	~1020 ⁽¹⁾	~2000 ⁽²⁾
Thermal conductivity (W/cmK)	1.5	0.5	4.9	2.0
Baliga's FOM = $e\mu E_c^3$	1	16	340	653

In practice because of a high defect levels E_c values better than 0.3 MV/cm are difficult to achieve without additional doping

Therefore, usually carbon-doping is used for power semiconductor GaN-on-Si to increase the isolation. But this has side-effects

Growing thicker is not an option as typically 4 to 5 μm GaN is the limit

(1) Mobility depends on SiC orientation

(2) For lateral devices in 2DEG

A. Why is GaN-on-Si limited to 600 V today?

B. What can be achieved with ALLOS' technology?

C. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?

ALLOS is focusing on thick, un-doped, high-quality GaN


Grow thick

Grow thick (e.g. 7 μm), strain-free and crack-free GaN layers

High quality

Highest crystal quality, undoped ⁽¹⁾ GaN

Typical HPE GaN-on-Si structure of ALLOS



Unique IP

Quality improvement

Strain management

Thick GaN layers with several strain-management interlayers ⁽²⁾



Quality improvement

Epitaxial lateral overgrowth on ALLOS' proprietary in-situ masking layer

⁽¹⁾ For more about ALLOS' results with minimized carbon content see A. Nishikawa, ICNS 2017

⁽²⁾ For more about ALLOS' strain engineering see B. Slischka, SSL China 2017

This thick, high quality and optimized GaN stack results in an E_c of 2 MV/cm and a vertical V_{br} of over 1400 V for 7 μm thick GaN





E_c of
 ~ 2.0 MV/cm

Data by courtesy of Dr. Farid Medjdoub and team at IEMN





The critical electric field is as high as 1.7 MV/cm for lateral, floating breakdown measurements



Data by courtesy of Dr. Farid Medjdoub and team at IEMN



No hysteresis observed in back-gate bias sweeping measurement up to -1000 V, indicating low trapping effects in ALLOS' structure



**No
hysteresis**

**Total sweeping
time ~5 sec.**

Graphs/data by courtesy of IEMN and University of Padova




UNIVERSITÀ
DEGLI STUDI
DI PADOVA




Back-gating transient measurements show very low trapping effects in ALLOS' GaN doping-free buffer with negative bias up to -800 V

Back-gating transient measurement setup



Drain current measured during negative bias up to -800 V

Back-gating transient measurement (1200 V product, room temperature)




Only very small current drop

Graphs/data by courtesy of IEMN and University of Padova



This product prototype for 1200 V is based on ALLOS' established 600 V product and its superior quality and performance

ALLOS 200 mm GaN-on-Si epiwafer (600 V product)



Lowest possible residual strain

- ✓ 200 mm (725 μm thick) and 150 mm (625 μm)
- ✓ 7 μm thick with 0.3 % uniformity
- ✓ 30 μm bow, no cracks, thinning possible

Highest crystal quality

- ✓ XRD: 315 arcsec for (002), 415 arcsec for (102)
- ✓ TDD: $2 \times 10^8 \text{ cm}^{-2}$

Very low leakage currents and high breakdown voltage


- ✓ 0.003 $\mu\text{A}/\text{mm}^2$ vertical, 0.005 $\mu\text{A}/\text{mm}$ lateral @ 600 V

Excellent Hall data

- ✓ R_{sheet} : 340 $\Omega/\text{sq.}$, Mobility $\sim 2000 \text{ cm}^2/\text{Vs}$

- A. Why is GaN-on-Si limited to 600 V today?
- B. What can be achieved with ALLOS' technology?
- C. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?

GaN can show its advantage in R_{dson} already today




$$R_{dson} = f(R_{material}; \text{contact distance}; R_{contact})^*$$

- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

* $R_{material}$ stands here for the resistance properties of the respective materials used. In GaN in particular sheet resistance R_{sheet} . In vertical devices „contact distance“ is also commonly known as „drift region“

Going to 1200 V increases R_{dson} for SiC by 23 %



$$R_{dson} = f(\underbrace{R_{material}}_{23\% \text{ increase}}; \underbrace{\text{contact distance}; R_{contact}}_{\text{Needs to increase to sustain 1200 V}})$$


SYSTEMPlus CONSULTING

- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

Estimate / projection:

- SiC 1200 V, 23 A, based on increase at 36 A

Moving to 1200 V with GaN does not increase R_{dson}




- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

Estimate / projection:

- SiC at 1200 V
- ALLOS GaN-on-Si at 1200 V

At 1200 V the SiC R_{dson} value is twice the GaN-on-Si R_{dson} value




SYSTEMPlus CONSULTING

- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

Estimate / projection:

- SiC at 1200 V
- ALLOS GaN-on-Si at 1200 V


The cost comparison shows a strong starting position for SiC




- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

⁽¹⁾ Estimate based on cost increase from 900 V to 1200 V for 36 A devices


At 1200 V GaN-on-Si gets a cost advantage



ALLOS' GaN-on-Si can scale to 200 mm saving at least 35 % cost



SiC needs to solve its yield issues at 150 mm to reduce cost




- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

Estimate / projection:

- When using ALLOS' GaN-on-Si

At 1200 V ALLOS' technology on 200 mm enables a cost advantage




SYSTEMPlus CONSULTING

- Commercial SiC device vendor
- Commercial GaN-on-Si device vendor

Estimate / projection:

- When using ALLOS' GaN-on-Si

Summary: 1200 V GaN-on-Si can attack SiC on performance and price



- Commercial SiC device
- Commercial GaN-on-Si device
- SJ MOSFET benchmark

Estimate / projection:

- SiC at 1200 V
- When using ALLOS' GaN-on-Si

Conclusion and outlook

ALLOS' GaN-on-Si is the right basis to advance into SiC territory

1. A V_{br} of 1400 V vertical and lateral is achieved
2. Indications for very low trapping effects
3. The existing R_{dson} advantage of GaN-on-Si over SiC is expected to widen further when moving to 1200 V devices
4. 200 mm wafer for 1200 V provide a cost advantage over SiC 100 and 150 mm

ALLOS seeks a partner to develop and commercialize this technology

- Accelerating existing epi development program
- Working for device vendors to combine the strengths of this material and advanced device technology
- Identify and target attractive applications above 650 V

CSindustry awards

W I N N E R

Thank you for nominating us!

*Thank you
for voting for us!*

ALLOS Semiconductors GmbH

Burkhard Slischka, CEO

Breitscheidstrasse 78, 01237 Dresden, Germany

bs@allos-semiconductors.com

Office: +49-351-212 937-0

Fax: +49-351-212 937-99

Visit us

<http://www.allos-semiconductors.com>

Follow us

<https://www.linkedin.com/company/allos-semiconductors-gmbh>

<https://twitter.com/ALLOSsemi>