

## How can GaN-on-Si compete with SiC in the market for 1200 Volt devices?

Burkhard Slischka 10th April 2018, Brussels





## Legal notice

We are happy to share our data and opinion as expressed in this presentation with anybody. In return we would like to ask you to respect the following rules:

- 1. Please be aware that this presentation and all its content remains property of ALLOS Semiconductors GmbH, Dresden, Germany
- 2. You are allowed and invited to share this presentation, as long as its content is not changed
- 3. You are free to quote parts of the presentation as long as you cite the source and ALLOS' copyright
- 4. Respect third party copyrights

If you need a better resolution of graphs etc., feel free to inquire with us.

We would appreciate if you share your feedback, comments or questions with us.

#### The team of ALLOS Semiconductors



## ALLOS' business is to develop and license GaN-on-Si epiwafer technology for three fast-growing markets



GaN-on-Si enables more energy-efficient, less complex and smaller high power electronic (HPE) devices from existing silicon lines GaN-on-Si provides higher performance, smaller, more energy efficient and lower cost RF devices<del>,</del> for 5G basestations, smart-phones, CATV, IoT and other RF applications

Only GaN-on-Si allows superuniform, large diameter, CMOS-compatible "1-bin" epiwafers needed for largescale micro LED display production



## ALLOS\* is a leader in GaN-on-Si with a 15 years track-record





ALLOS' value preposition is to license and transfer turn-key GaN-on-Si epiwafer technology and IP





A. Why is GaN-on-Si limited to 600 V today?

- B. What can be achieved with ALLOS' technology?
- c. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?



**Overall material properties of GaN are superior to SiC and therefore** <u>in theory GaN-on-Si should be better in both performance and cost</u>

#### Material properties

Parameter	Si	GaAs	4H-SiC	GaN
Bandgap energy (eV)	1.12	1.43	3.26	3.39
E <sub>c</sub> (critical electric field MV/cm)	0.3	0.4	2.5	3.3
Electron mobility (cm²/Vs)	1400	8500	~1020 (1)	<b>~2000</b> <sup>(2)</sup>
Thermal conductivity (W/cmK)	1.5	0.5	4.9	2.0
Baliga's FOM = eµE <sub>c</sub> <sup>3</sup>	1	16	340	653

Theoretically possible device performance GaN > SiC > Si

## Device cost GaN-on-Si < SiC < GaN-on-GaN

(1) Mobility depends on SiC orientation

(2) For lateral devices in 2DEG

# Today's insufficient levels of isolation limit GaN-on-Si to applications of 600 V and below

#### Material properties

Parameter	Si	GaAs	4H-SiC	GaN
Bandgap energy (eV)	1.12	1.43	3.26	3.39
E <sub>c</sub> (critical electric field MV/cm)	0.3	0.4	2.5	3.3
Electron mobility (cm²/Vs)	1400	8500	~1020 (1)	<b>~2000</b> <sup>(2)</sup>
Thermal conductivity (W/cmK)	1.5	0.5	4.9	2.0
Baliga's FOM = eµE <sub>c</sub> <sup>3</sup>	1	16	340	653

(1) Mobility depends on SiC orientation

(2) For lateral devices in 2DEG

In practice because of a high defect levels E<sub>c</sub> values better than 0.3 MV/cm are difficult to achieve without additional doping

Therefore, usually carbon-doping is used for power semiconductor GaN-on-Si to increase the isolation. But this has side-effects

Growing thicker is not an option as typically 4 to 5 μm GaN is the limit

## A. Why is GaN-on-Si limited to 600 V today?

B. What can be achieved with ALLOS' technology?

c. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?



## ALLOS is focusing on thick, un-doped, high-quality GaN



<sup>(1)</sup> For more about ALLOS' results with minimized carbon content see A. Nishikawa, ICNS 2017

<sup>(2)</sup> For more about ALLOS' strain engineering see B. Slischka, SSL China 2017

# This thick, high quality and optimized GaN stack results in an $E_c$ of 2 MV/cm and a vertical Vbr of over 1400 V for 7 $\mu$ m thick GaN



Data by courtesy of Dr. Farid Medjdoub and team at IEMN



iemn

## The critical electric field is as high as 1.7 MV/cm for lateral, floating breakdown measurements





No hysteresis observed in back-gate bias sweeping measurement up to -1000 V, indicating low trapping effects in ALLOS' structure





**Back-gating transient measurements show very low trapping effects** in ALLOS' GaN doping-free buffer with negative bias up to -800 V



Graphs/data by courtesy of IEMN and University of Padova



DEGLI STUDI DI PADOVA

## This product prototype for 1200 V is based on ALLOS' established 600 V product and its superior quality and performance

#### ALLOS 200 mm GaN-on-Si epiwafer (600 V product)



#### Lowest possible residual strain

- $\checkmark~200$  mm (725  $\mu m$  thick) and 150 mm (625  $\mu m)$
- $\checkmark~7~\mu m$  thick with 0.3 % uniformity
- 30 μm bow, no cracks, thinning possible

#### **Highest crystal quality**

- ✓ XRD: 315 arcsec for (002), 415 arcsec for (102)
- ✓ TDD: 2x10<sup>8</sup> cm<sup>-2</sup>

#### Very low leakage currents and high breakdown voltage

✓ 0.003  $\mu$ A/mm<sup>2</sup> vertical, 0.005  $\mu$ A/mm lateral @ 600 V

#### **Excellent Hall data**

✓  $R_{sheet}$ : 340 Ω/sq., Mobility ~2000 cm<sup>2</sup>/Vs



- A. Why is GaN-on-Si limited to 600 V today?
- B. What can be achieved with ALLOS' technology?

c. Vision: How to attack SiC with 1200 Volt GaN-on-Si devices?



## **GaN can show its advantage in R<sub>dson</sub> already today**



## Going to 1200 V increases R<sub>dson</sub> for SiC by 23 %





## Moving to 1200 V with GaN does not increase R<sub>dson</sub>



US luctors

## At 1200 V the SiC R<sub>dson</sub> value is twice the GaN-on-Si R<sub>dson</sub> value





## The cost comparison shows a strong starting position for SiC





### At 1200 V GaN-on-Si gets a cost advantage



ALLOS

### ALLOS' GaN-on-Si can scale to 200 mm saving at least 35 % cost



## SiC needs to solve its yield issues at 150 mm to reduce cost





## At 1200 V ALLOS' technology on 200 mm enables a cost advantage





### Summary: 1200 V GaN-on-Si can attack SiC on performance and price



Cost per die (US cent / A)





## **Conclusion and outlook**

## ALLOS' GaN-on-Si is the right basis to advance into SiC territory

- 1. A Vbr of 1400 V vertical and lateral is achieved
- 2. Indications for very low trapping effects
- 3. The existing R<sub>dson</sub> advantage of GaN-on-Si over SiC is expected to widen further when moving to 1200 V devices
- 4. 200 mm wafer for 1200 V provide a cost advantage over SiC 100 and 150 mm

## ALLOS seeks a partner to develop and commercialize this technology

- Accelerating existing epi development program
- Working for device vendors to combine the strengths of this material and advanced device technology
- Identify and target attractive applications above 650 V



# CSindustry CSindustry CSindustry WINNER

Thank you for nominating us!

## Thank you for voting for us!

ALLOS Semiconductors GmbH Burkhard Slischka, CEO Breitscheidstrasse 78, 01237 Dresden, Germany

bs@allos-semiconductors.com Office: +49-351-212 937-0 Fax: +49-351-212 937-99 Visit us http://www.allos-semiconductors.com

Follow us https://www.linkedin.com/company/allos-semiconductors-gmbh https://twitter.com/ALLOSsemi